
Section 4 Clock Pulse Generator (CPG)
R01UH0025EJ0300 Rev. 3.00
Page 85 of 1336
Sep 24, 2010
SH7261 Group
PLL Frequency
Multiplier
Selectable Frequency Range (MHz)
Clock
Operating
Mode
FRQCR
Setting
PLL
Circuit 1
PLL
Circuit 2
Ratio of
Internal Clock
Frequencies
(I:B:P)
*
1
Input Clock
*
2
Output Clock
(CKIO Pin)
*
3
CPU Clock
(I
φ)
*
3
Bus Clock
(B
φ)
*
3
Peripheral
Clock (P
φ)
*
3
H'1101
ON (
×2)
OFF
2:1:1
20 to 40
40 to 80
20 to 40
H'1103
ON (
×2)
OFF
2:1:1/2
20 to 60
40 to 120
20 to 60
10 to 30
H'1104
ON (
×2)
OFF
2:1:1/3
20 to 60
40 to 120
20 to 60
6.67 to 20
H'1105
ON (
×2)
OFF
2:1:1/4
20 to 60
40 to 120
20 to 60
5 to 15
H'1106
ON (
×2)
OFF
2:1:1/6
20 to 60
40 to 120
20 to 60
3.33 to 10
H'1111
ON (
×2)
OFF
1:1:1
20 to 40
20 to 40
H'1113
ON (
×2)
OFF
1:1:1/2
20 to 60
20 to 60
10 to 30
H'1114
ON (
×2)
OFF
1:1:1/3
20 to 60
20 to 60
6.67 to 20
H'1115
ON (
×2)
OFF
1:1:1/4
20 to 60
20 to 60
5 to 15
H'1116
ON (
×2)
OFF
1:1:1/6
20 to 60
20 to 60
3.33 to 10
H'1202
ON (
×3)
OFF
3:1:1
20 to 40
60 to 120
20 to 40
H'120C
ON (
×3)
OFF
3:1:1/2
40
120
40
20
H'1206
ON (
×3)
OFF
3:1:1/4
20 to 40
60 to 120
20 to 40
5 to 10
H'1222
ON (
×3)
OFF
1:1:1
20 to 40
20 to 40
H'1224
ON (
×3)
OFF
1:1:1/2
20 to 40
20 to 40
10 to 20
H'122C
ON (
×3)
OFF
1:1:1/2
20 to 60
40 to 60
20 to 30
H'1226
ON (
×3)
OFF
1:1:1/4
20 to 40
20 to 40
5 to 10
H'122E
ON (
×3)
OFF
1:1:1/4
40 to 60
40 to 60
10 to 15
H'1303
ON (
×4)
OFF
4:1:1
20 to 30
80 to 120
20 to 30
H'1305
ON (
×4)
OFF
4:1:1/2
20 to 30
80 to 120
20 to 30
10 to 15
H'1306
ON (
×4)
OFF
4:1:1/3
20 to 30
80 to 120
20 to 30
6.67 to 10
H'1313
ON (
×4)
OFF
2:1:1
20 to 40
40 to 80
20 to 40
H'1315
ON (
×4)
OFF
2:1:1/2
20 to 50
40 to 100
20 to 50
10 to 25
H'1316
ON (
×4)
OFF
2:1:1/3
20 to 50
40 to 100
20 to 50
6.67 to 16.67
H'1333
ON (
×4)
OFF
1:1:1
20 to 40
20 to 40
H'1335
ON (
×4)
OFF
1:1:1/2
20 to 50
20 to 50
10 to 25
H'1336
ON (
×4)
OFF
1:1:1/3
20 to 50
20 to 50
6.67 to 16.67